Metal Gate NMOSFETs With TaSiN / TaN Stacked Electrode Fabricated By A Replacement (Damascene) Technique
نویسندگان
چکیده
This letter describes a replacement (damascene) metal gate NMOSFET with TaSiN and PVD TaN as stacked gate electrode. The goal is to perform the “gate electrode engineering” in order to change the work function and the threshold voltage of the transistor. An annealing at 400°C after the metal gate is formed significantly improves the transistor performance. The subthreshold slope is measured to be around 65mV / decade. The oxide / silicon interface states density (Dit) is measured to be 6.4 × 10 10 cm eV. The low Dit indicates that the plasma damage (from the polysilicon dry etching and the PVD metal deposition) can be minimized by a post-fabrication annealing at a relatively low temperature.
منابع مشابه
Damascene Metal Gate Technology: A Front-end CMP Based Universal Platform for High-k Evaluation at the Device Level
Recently, very promising properties of epitaxially grown, crystalline rare-earth metal-oxides have been reported [1] and the integration of Pr2O3 dielectric in a conventional polysilicon CMOS process was successfully demonstrated [2]. However, high temperature annealing [3] and aggressive reactive ion etching (RIE) was found to degrade the initial quality of the sensitive high-K gate stack [2]....
متن کاملVolatile Guanidinato-based Metalorganic Precursors for Ald Process
Film properties of TaN-based metal (TaCN and TaSiN) have been precisely controlled for plasma enhanced ALD (PEALD) and thermal ALD with additives of N2 or NH3. Film resistivity (ρ) strongly depended on the nitrogen concentration of TaN-based metal. These films showed conformal step-coverage for high-aspect (>6) 50nm-wide trenches. Consequently, ALD TaN-based metal is promising for microelectron...
متن کاملLow temperature MOSFET technology with Schottky barrier source/drain, high-K gate dielectric and metal gate electrode
Both Pand N-channel MOSFETs with Schottky barrier silicide source/drain (S/D), high-K gate dielectric and metal gate were successfully fabricated using a simplified low temperature process. The highest temperature after the high-K dielectric formation is 420 C. PMOSFETs with PtSi S/D show excellent electrical performance of an Ion=Ioff 10 10 and a subthreshold slope of 66 mV/dec, similar to tho...
متن کاملTime-Dependent Dielectric Breakdown of La2O3-Doped High-k/Metal Gate Stacked NMOSFETs
Time-dependent dielectric breakdown (TDDB) characteristics of La2O3-doped high-k dielectric in Hf-based high-k/TaN metal gate stack were studied. Unlike the abrupt breakdown in the conventional SiO2, dielectric breakdown behaviors of La-incorporated HfON and HfSiON dielectrics show progressive breakdown characteristics. Moreover, the extracted Weibull slope β of breakdown distribution is in the...
متن کاملLow frequency noise in nMOSFETs with subnanometer EOT hafnium-based gate dielectrics
This paper focuses on the noise behavior of nMOSFETs with high-k gate dielectrics (SiON/HfO2) with an equivalent oxide thickness of 0.92 nm and using metal (TiN/TaN) as gate material. From the linear dependence of the normalized drain noise on the gate voltage overdrive we conclude that the 1/f noise is dictated by mobility fluctuations. This behavior is mainly ascribed to the reduced mobility ...
متن کامل